

# FISH & RICHARDSON P.C.

225 Franklin Street  
Boston, Massachusetts  
02110-2804

Telephone  
617 542-5070

Facsimile  
617 542-8906

Web Site  
www.fr.com

September 3, 1999

Attorney Docket No.: 07923/120001

## Box Patent Application

Assistant Commissioner for Patents  
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: ALAIN P. LEVESQUE, TIMOTHY J. VEHLING, SONG  
JIN, AND DAVID L. RECKER  
Title: TIME-SHIFTED VIDEO SIGNAL PROCESSING

Enclosed are the following papers, including those required to receive a filing date under 37 CFR §1.53(b):

	<u>Pages</u>
Specification	10
Claims	3
Abstract	1
Declaration	2
Drawing(s)	5

### Enclosures:


- Assignment cover sheet and an assignment, 5 pages, and a separate \$40.00 fee.
- Postcard.

"EXPRESS MAIL" Mailing Label Number EL224672995 US

Date of Deposit

9.3.99

I hereby certify under 37 CFR 1.10 that this correspondence is being deposited with the United States Postal Service as "Express Mail Post Office To Addressee" with sufficient postage on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

  
Joseon 2016-05

FISH & RICHARDSON P.C.

September 3, 1999

Page 2

Basic filing fee	760.00
Total claims in excess of 20 times \$18.00	36.00
Independent claims in excess of 3 times \$78.00	156.00
Fee for multiple dependent claims	0.00
Total filing fee:	\$ 952.00

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.

If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at 617/542-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

Roger S. Borovoy, Esq.  
Fish & Richardson P.C.  
2200 Sand Hill Road  
Suite 100  
Menlo Park, CA 94025

Respectfully submitted,



David L. Feigenbaum  
Reg. No. 30,378  
Enclosures

**APPLICATION**  
**FOR**  
**UNITED STATES LETTERS PATENT**

**TITLE:** **TIME-SHIFTED VIDEO SIGNAL PROCESSING**

**APPLICANT:** **ALAIN P. LEVESQUE, TIMOTHY J. VEHLING, SONG JIN, AND  
DAVID L. RECKER**

"EXPRESS MAIL" Mailing Label Number EL224672995US

Date of Deposit 9.3.99  
I hereby certify under 37 CFR 1.10 that this correspondence is being  
deposited with the United States Postal Service as "Express Mail  
Post Office To Addressee" with sufficient postage on the date  
indicated above and is addressed to the Assistant Commissioner for  
Patents, Washington, D.C. 20231.

  
\_\_\_\_\_  
Jean DeThone

Time-Shifted Video Signal Processing

Field of invention

5           This invention relates to time-shifted video signal processing.

Background of the Invention

10           A viewer of "real-time" video cannot normally perform the kinds of "trick" functions, such as pause, play, fast forward, or reverse, that are available for recorded video.

15           By providing a system that can play back stored material while simultaneously and continuously storing the real-time video signal, it is possible to create a user experience that is the same for both "real-time" and pre-recorded material. The play back can be delayed (time-shifted) by as much as the storage size, and as little as the system delay, referred to as "near real time". The trick functions then can be provided from the stored  
20           version.

25           In such a system, when real time channel changes ("channel surfing" in popular lingo) are required, the newly selected input signal must go through the whole system and be encoded, stored, and decoded before it is visible to the viewer. This causes a disconcerting time delay making a channel change operation appear sluggish. As seen in figure 1, a time-shifted system 10 may use a digitized, uncompressed video signal 12 that is derived from an incoming broadcast analog TV signal or other source. Signal  
30           12 is encoded (compressed into, e.g., MPEG format) in an encoder 14. A host controller 20 then writes the compressed frames in a storage buffer 24 (e.g., a hard disk). For viewing, the host controller 20 reads (reading and writing occur simultaneously) the compressed video from the storage

buffer and delivers it to a video decoder 18. The video decoder produces a time-shifted decoded uncompressed output 28 that is displayed to the viewer.

5 The delay between the input signal and the time-shifted decoded output will vary depending on system hardware and software implementation as well as compression technique used.

10 The same issue holds true for compressed digital broadcast signals. As seen in figure 2, in a set-top box using a time-shifted system, the input is a transport signal 13 that carries multiplexed compressed (e.g., MPEG) digital video signals. A transport de-multiplexer 15 provides de-multiplexed compressed signals that the host controller stores and delivers as in figure 1.

#### 15 Summary of the Invention

20 In general, in one aspect, the invention features a time-shifted video method having a real-time mode during which real-time video frames are delivered for display. In a time-shifted mode, time-shifted video frames are delivered for display. The time-shifted video frames are delayed relative to the real-time video frames. A real-time frame is paused during a transition from the real-time mode to the time-shifted mode.

25 Implementations of the invention may include one or more of the following features. The transition may be between the paused real-time frame and a time-shifted version of the paused real-time frame. Trick functions may be provided during the time-shifted mode. The transition mode may be triggered by a command of a viewer or an event generated by software. The real-time video frames may be derived from input uncompressed video. The real-time video frames may be provided from an input frame buffer, from

input compressed video or from a decoder that decompresses the input compressed video. The real-time mode, the time-shifted mode, and the transition may be provided by a single codec chip. The compressed video may comprise MPEG video.

5 The information may be stored identifying the paused frame. Before the time-shifted mode occurs, the predetermined frame or the next frame after the predetermined frame may be queued up.

In general, in another aspect, the invention  
10 features apparatus that includes a port to receive an input video signal, a time-shifted processing path that stores compressed video frames based on the input video signal and delivers time-shifted stored video frames to an output, a  
15 real-time processing path that delivers real-time video to the output based on the input video signal, and control circuitry that controls transitions between the real-time video frames and the time-shifted video frames at the output.

Implementations of the invention may include one or  
20 more of the following features. The processing paths may include two decoders in a single codec. The processing paths may include buffers provided by a common memory. The apparatus may comprise a set-top box or an analog television receiver.

25 Among the advantages of the invention may be one or more of the following.

Incoming video signals can be viewed without going through the system pipeline, thus permitting quick channel changes. The viewer can switch seamlessly between the  
30 incoming and time-delayed video signals. Transitions to and from trick functions can be provided seamlessly. Set-top box and analog receiver implementations are possible. System bandwidth requirements are reduced and hard disc life span

increased by not having to read back from the storage media in normal "real-time" operation.

Other advantages and features will become apparent from the following description and from the claims.

5                    Brief Description of the Drawing

Figure 1 is a block diagram of a time-shifted system that uses an uncompressed digital video input.

Figure 2 is a block diagram of a time-shifted system that uses a compressed digital video input.

10            Figure 3 is a block diagram of an improved time-shifted system that uses an uncompressed digital video input.

Figure 4 is a block diagram of an improved time-shifted system that uses a compressed digital video input.

15            Figure 5 is a flow diagram.

Figure 6 is a block diagram of a buffer configuration.

Figure 7 is a block diagram of a single-ship configuration.

20                    Description of the Preferred Embodiments

As seen in figure 3, in an improved time-shifted system 30, incoming uncompressed video is stored in a frame buffer 29 and used to provide real-time uncompressed video 31 for display through a switch 23. In a parallel processing path, the same incoming uncompressed video 12 is used to generate a time-shifted uncompressed output 28 (in a manner similar to figure 1) that may also be delivered through switch 23.

As seen in figure 4, in another improved time-shifted system 31, in which the input is compressed digital

video 13, a second video decoder 34 is added to supplement the existing video decoder 18 of figure 2.

Decoder 34 receives the compressed transport signal directly from the transport de-multiplexer 14, decodes it, and delivers it as a real-time uncompressed output 36 with a timing T2 that is essentially the same as the timing T1 ( $T_2 = T_1$ ) except for a small delay ( $D_D$ ) associated with the decoding.

Decoder 18, on the other hand, delivers a time-shifted decoded output 28 like the one generated by decoder 18 in figure 1 with a timing T3 that is delayed relative to T1 by a delay d. Delay d can be as large as the number of frames in the storage buffer (e.g., if the viewer has chosen to play back the oldest available frames) and as small as the minimum combined delay of the storage system and the decoder 18 (e.g., if the viewer is viewing the most recently stored frames).

The systems described in figures 3 and 4 have essentially two display modes, real-time and time-shifted.

In both improved implementations, the displayed output will be switched between "time-shifted" and "near real-time" outputs as needed, using "near real-time" when viewing the live broadcast and during channel changes and "time-shifted" when doing trick modes or when viewing recorded material.

The flow of operation for switching between these modes is shown in figure 5.

If the viewer begins in real-time mode and stays in real-time mode, the system operates much as a conventional receiver, delivering the incoming uncompressed digital video signal directly from buffer 29 to the output for display through switch 23. A compressed version of the incoming video is continually generated by encoder 14 and stored in



buffer 24 but the video stored there is not used for the output during real-time display.

The display will remain in real-time mode until a trick play is requested. If the viewer commands the system to pause, the system continues to display the frame that was in the frame buffer 29 at the time the pause was invoked. The paused frame is marked with an indicator (stamp), and is encoded normally. While the real-time video is paused, encoding and storage continue to occur. The decoder decodes the stream until the marked frame is reached and then pauses on the next frame. The display is still showing the paused frame buffer 29 at this stage.

When the time-shifted decoder 18 encounters the paused frame (identified by the stamp), it effectively queues up the next frame by not advancing to process any subsequent frame in the buffer. As soon as the next-after-paused frame is queued, the host controller can switch the display output to the time-shift decoder when a single step or slow motion command is sent. The display transition from the frame buffer 29 to time-shifted material will be seamless to the viewer. Any other trick play command after pause will also cause the display output to switch, but only once the new frame or stream is queued. Doing a seamless switch in this case is not required.

Similarly, if the viewer commands a trick feature during the real-time mode, the host controller identifies the initial frame that is to be displayed to effect the trick feature, and the time-shift decoder queues up that frame. The display then switches the output video to the time-shift decoder.

When the output is switched to the time-shifted decoder, the time-shifted decoder resumes normal Decoding and the system enters the time-shift mode.

The system will remain in timeshift display mode until a channel change command, or if the viewer selects to display the live broadcast and view the program in real time. The encode and storage process continues  
5 uninterrupted during all mode changes.

As seen in figure 6, in one implementation of the system of figure 3, two frame buffers 80, 88, are used to buffer and process incoming uncompressed video and outgoing digital video frames.

10 The encoder frame buffer 80 includes an area 83 that stores successive incoming uncompressed digital video frames F1 ... Fn and an area 84 that stores compressed (e.g., MPEG) frames that are generated by an (MPEG) encoder 82 based on the stored video frames in area 83.

15 The decoder frame buffer 88 similarly has an area 86 that holds compressed frames and an area 92 that holds uncompressed video frames that are generated by time-shifted video decoder 18 from the compressed frames. The time-shifted decoded output 28 is displayed from the video frame  
20 area 92. The real-time output 31 is displayed from area 83 of buffer 80.

The following paragraphs describe an internal implementation of a single CODEC solution for real-Time viewing and seamless switching to time-shifted material.

25 The CODEC in this implementation is capable of sharing its memory between the encode and decode operations.

We describe this implementation with reference to figure 6 and also with respect to figure 5. For encoding, the incoming digital video frames 78 are buffered into the  
30 encoder frame buffer area of the memory 80 before they are encoded. The number of frames buffered will depend on the compression method used. For MPEG2 IBBP, for example, at least enough frames must be stored to encode the next P

frame. Each frame is encoded by encoder 82 in the order prescribed by the compression algorithm used, then stored as a compressed frame 84 in the frame buffer ready for transfer to the host.

5           In decoding, the process is reversed. Compressed video frames are first transferred into a decoder compressed frame buffer area 88 of the memory. The frames are decoded by decoder 18, and the uncompressed frames are written to the decoder's video data buffer area of the memory 92 for  
10 display.

          In typical operation, when the user is viewing in real-time, the display output of switch 23 is set to the real-time output 31, which is continually displaying the memory buffer containing the latest fully captured frame of  
15 video. The decoder 18 in this mode can be idle since nothing is displayed from its frame buffer 88. This mode is indicated in block 201 of figure 5. When a seamless switch from real-time to time-shifted display is needed (e.g., when a user selects pause 203, then step), the display output 31  
20 of the codec chip will be paused by reserving this memory area and keeping the display window set to the last captured frame in the encoder frame buffer 205. Because the decoder output is not being viewed during this mode, it is possible to reclaim some of the decoder frame buffer 88 for use by  
25 the encoder. This is required since one frame area is locked in the pause mode but the encoder 82 still must continue encoding and needs all of its normally prescribed memory space.

          To achieve a seamless transition to the time-shifted  
30 output 28 once the real-time frame is paused, the same encoded frame must also be queued and ready to display at the output of the decoder. When the pause function is invoked, the paused frame is encoded, marked, and stored

normally 207. The resulting video stream is then read back to the decoder, decoded, but not written to the display buffer 83 (now used by the encoder). When the marked frame is reached, the decoded result is written to the decoder frame buffer 88, ready for display 209. The output display is switched 211 as soon as the frame has been decoded and ready for display, and the locked memory area that was being used for the freeze frame is released back to the decoder. The display remains in time-shifted view 213 as long as it is not required to switch back to live (e.g., channel change 215). An alternative way to implement the switch to time-shift is to queue up the frame following the marked frame, and only switch once the next command is issued.

In the case of a system, like the one in figure 4, in which the input is a compressed digital signal, a second decoder is required to provide the "real-time" view and the flow chart of figure 5 would be generally the same. However, while the minimum delay in the system of figure 3 of the time-shifted signal would be  $D_E + D_S + D_D$ , the minimum delay in the system of figure 4 would be only  $D_S + D_D$ . Also, in figure 3, the real-time output has a delay of one frame compared to the input (caused by the frame buffer) while in figure 4, the delay is  $D_D$  frames

An efficient way to implement the system of figure 4 is to use a single codec chip of a kind that has the capability to decode (decompress) two incoming digital video signals simultaneously to perform the functions of both decoders 18 and 34.

As seen in figure 7, such a single chip codec 108, when combined with a common memory 106, may be used to implement a time-shifted system 100 that can handle both incoming compressed and incoming uncompressed video signals 104, 102. Memory 106 serves the functions of both of the

buffers 80, 88 of figure 5. The resulting digital video output 111 is controlled by the host controller to be either real-time or time-shifted as needed.

Other implementations are within the scope of the following claims. For example, the paused frame may be marked by inserting the mark in the bitstream or the frame header, or by indexing in the system software. For a compressed digital video signal system as described in Figure 4, no marking is possible since the stream is not being manipulated, however, methods such as reading back the presentation time stamp from the decoder 34 can be used to queue up decoder 18 to the frame being paused.

The invention can be implemented in a set-top box which is capable of handling either a compressed video input, an uncompressed video input, or both.

What is claimed is:

### Claims

1           1.    A time-shifted video method comprising  
2                in a real-time mode, delivering real-time video  
3 frames for display,  
4                in a time-shifted mode, delivering time-shifted  
5 video frames for display, the time-shifted video frames  
6 being delayed relative to the real-time video frames, and  
7                pausing a real-time frame in a transition from the  
8 real-time mode to the time-shifted mode.

1           2.    The method of claim 1 in which the transition  
2 is between the paused real-time frame and a time-shifted  
3 version of the paused real-time frame.

1           3.    The method of claim 1 further comprising  
2 providing trick functions during the time-shifted mode.

1           4.    The method of claim 1 in which the transition  
2 mode is triggered by a command of a viewer or an event  
3 generated by software.

1           5.    The method of claim 1 in which the real-time  
2 video frames are derived from input uncompressed video.

1           6.    The method of claim 5 in which the real-time  
2 video frames are provided from an input frame buffer.

1           7.    The method of claim 1 in which the real-time  
2 video frames are derived from input compressed video.

1           8.    The method of claim 7 in which the real-time  
2 frames are provided from a decoder that decompresses the  
3 input compressed video.

1           9.    The method of claim 1 in which the real-time  
2 mode, the time-shifted mode, and the transition are provided  
3 by a single codec chip.

1           10.   The method of claim 8 in which the compressed  
2 video comprises MPEG video.

1           11. The method of claim 1 in which information is  
2 stored identifying the paused frame, and before the time-  
3 shifted mode occurs, the predetermined frame or the next  
4 frame after the predetermined frame is queued up.

1           12. Video apparatus comprising  
2 a port to receive an input video signal,  
3 a time-shifted processing path that stores  
4 compressed video frames based on the input video signal and  
5 delivers time-shifted stored video frames to an output,  
6 a real-time processing path that delivers real-time  
7 video to the output based on the input video signal, and  
8 control circuitry that controls transitions between  
9 the real-time video frames and the time-shifted video frames  
10 at the output.

1           13. The apparatus of claim 12 in which the  
2 processing paths include two decoders.

1           14. The two decoders are provided in a single  
2 codec.

1           15. The apparatus of claim 12 in which the  
2 processing paths include an encoder and a decoder.

1           16. The apparatus of claim 12 in which the encoder  
2 and decoder or decoders are provided in a single codec.

1           17. The apparatus of claim 12 in which the  
2 processing paths include buffers and the buffers are  
3 provided by a common memory.

1           18. The apparatus of claim 12 in which the video  
2 apparatus comprises a set-top box.

1           19. The apparatus of claim 12 in which the video  
2 apparatus comprises an analog television receiver.

- 1           20. A set-top box comprising
- 2           a compressed digital video input,
- 3           a display video output,
- 4           a real-time decoder coupled to the input and the
- 5 output,
- 6           a frame storage system coupled to the input, a time-
- 7 shifted decoder coupled to the frame storage system and the
- 8 output, and
- 9           a controller coupled to the time-shifted decoder,
- 10 the storage system, and the output.
- 1           21. An analog television receiver comprising
- 2           an uncompressed video input,
- 3           a display video output,
- 4           a frame buffer coupled to the input and the output,
- 5           a frame storage system coupled to the input,
- 6           a time-shifted decoder coupled to the output, and
- 7           a controller coupled to the time-shifted decoder,
- 8 the storage system, and the output.
- 1           22. A set-top box comprising
- 2           a compressed digital video input,
- 3           an uncompressed video input,
- 4           a display video output,
- 5           a real-time decoder coupled to the input and the
- 6 output,
- 7           a frame storage system coupled to the input,
- 8           a time-shifted decoder coupled to the frame storage
- 9 system and the output, and
- 10           a controller coupled to the time-shifted decoder,
- 11 the storage system, and the output.



## Time-Shifted Video Signal Processing

### Abstract of the Disclosure

A time-shifted video method has a real-time mode during which real-time video frames are delivered for display. In a time-shifted mode, time-shifted video frames are delivered for display. The time-shifted video frames are delayed relative to the real-time video frames. A real-time frame is paused during a transition from the real-time mode to the time-shifted mode.

387798.B11




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5

66000-060000




Figure 6




Figure 7

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled TIME-SHIFTED VIDEO SIGNAL PROCESSING, the specification of which

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_.

☐ was described and claimed in PCT International Application No. \_\_\_\_\_  
filed on \_\_\_\_\_ and as amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.


I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Roger S. Borovoy, Esq. Reg. No. 20,193;  
David L. Feigenbaum, Esq. Reg. 30,378

Address all telephone calls to David L. Feigenbaum, Esq. at telephone number 617/542-5070.

Address all correspondence to Roger S. Borovoy, Esq., Fish & Richardson P.C., 225 Franklin Street ,  
Boston, MA 02110-2804.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor: Alain P. Lyesque


Inventor's Signature:  Date: 8/31/99

Residence Address: 2702 Tuberose Court, Pleasanton, <sup>USA</sup>~~Canada~~

Citizen of: Canada

Post Office Address: 2702 Tuberose Court, Pleasanton, <sup>USA</sup>~~Canada~~

Full Name of Inventor: Timothy J. ~~Tim~~ Vehling

Inventor's Signature:  Date: 8/31/99

Residence Address: 223 Fragrant Harbor Ct., San Jose, California 95124

Revised August 24, 1994 (391DECL MRG)